

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, CMOS,  
4096 BIT, STATIC RANDOM ACCESS MEMORY (SRAM),  
BULK SILICON AND SILICON ON SAPPHIRE

This specification is approved for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for bulk silicon and silicon on sapphire (SOS), static, 4096 bit, random access memory microcircuits. Two product assurance classes, four radiation hardness assurance levels, and a choice of case outlines and lead finishes are provided and are reflected in the part number.

1.2 Part number. The part number shall be in accordance with MIL-M-38510, and as specified herein.

1.2.1 Device type. The device type shall be as follows:

Device type	Circuit	Access time
01 (bulk silicon)	4096x1 bit RAM	120 ns
02 (bulk silicon)	1024x4 bit RAM	120 ns
03 (synchronous; bulk silicon)	4096x1 bit RAM	320 ns
04 (synchronous; bulk silicon)	1024x4 bit RAM	320 ns
05 (asynchronous; SOS)	4096x1 bit RAM	250 ns
06 (asynchronous; SOS)	1024x4 bit RAM	250 ns

1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.

1.2.3 Case outline. The case outline shall be designated as follows:

Letter	Case outline (see MIL-M-38510, appendix C)
V	D-6 (18-lead, 1/4" x 15/16"), dual-in-line package
K	F-6A (24-lead, 3/8" x 5/8"), flat package

1.2.4 Radiation hardness level. Radiation hardness levels shall be as defined in MIL-M-38510.

1.3 <u>Absolute maximum ratings.</u>	<u>Device types 01, 02, 03, 04</u>	<u>Device types 05, 06</u>
Supply voltage range ( $V_{DD} - V_{SS}$ )	-0.3 V to +7.0 V	-0.5 V to +7.0 V
Input voltage range	$V_{SS} -0.3$ V to $V_{DD} +0.3$ V	$V_{SS} -0.5$ V to $V_{DD} +0.5$ V
Input current, any one input		10 mA
Storage temperature range	-65°C to +150°C	-65°C to +150°C
Maximum power dissipation MPD per output transistor	200 mW	500 mW
Lead temperature (soldering) 10 seconds maximum	300°C	100 mW
Thermal resistance junction to case	0.04°C/mW	300°C
Junction temperature	175°C	175°C
Radiation level	As indicated by RHA level designator	
1.4 <u>Recommended operating conditions.</u>	<u>Device types 01, 02, 03, 04</u>	<u>Device types 05, 06</u>
Supply voltage ( $V_{DD} - V_{SS}$ )	4.5 V to 5.5 V	4.75 V to 5.25 V
Input low ( $V_{IL}$ ) voltage range	$V_{SS} -0.3$ V to $V_{SS} +0.8$ V	$V_{SS} +0.8$ V maximum
Input high ( $V_{IH}$ ) voltage range	$V_{DD} -2.0$ V to $V_{DD} +0.3$ V	$V_{DD}/2$ minimum
Case operating temperature range	-55°C to +125°C	-55°C to +125°C
Timing parameters	(See figure 7)	(See figure 7)

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center, RADC (RBE-2), Griffiss AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

## 2. APPLICABLE DOCUMENTS

### 2.1 Government documents.

2.1.1 Specification and standard. The following specification and standard form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents shall be those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation.

#### SPECIFICATION

##### MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

#### STANDARD

##### MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by contractors in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein (except for associated detail specifications, specification sheets, or MS standards), the text of this specification shall take precedence. Nothing in this specification, however, shall supersede applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Detail specification. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein. At present epoxy die bonding may be performed using conductive silver paste or other qualified epoxy. However, upon release of test method 5011 of MIL-STD-883, all epoxies must be qualified to test method 5011. Laser scribing shall be allowed only for SOS technology product and only to the back side of the wafer.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Block diagram. The block diagram shall be as specified on figure 2.

3.2.3 Truth tables and timing waveforms. The truth tables and timing waveforms shall be as specified on figure 6.

3.2.4 Case outline. The case outline shall be as specified in 1.2.3.

3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510 (see 6.5).

3.4 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range.

3.4.1 Post-irradiation performance characteristics. The electrical performance characteristics of radiation hardness assured devices following exposure to the designated radiation levels are as specified in table VI and apply at an ambient temperature of +25°C.

3.5 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.5.1 Functional tests. The functional tests used to test these devices are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, then alternate test patterns to accomplish the same results shall be submitted to the qualifying activity for approval.

3.6 Marking. Marking shall be in accordance with MIL-M-38510. At the option of the manufacturer, marking of the country of origin may be omitted from the body of the microcircuit, but shall be retained on the initial container.

3.6.1 Serialization. All class S devices shall be serialized in accordance with MIL-M-38510.

3.6.2 Correctness of indexing and marking. All devices shall be subjected to the final electrical test specified in table II after marking to verify that they are correctly indexed and identified by part number. Optionally, an approved electrical test may be devised especially for this requirement.

3.7 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 41 (see MIL-M-38510, appendix E).

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007, as applicable, of MIL-STD-883, except as modified herein.

4.1.1 Step coverage. The step coverage acceptance criteria of paragraph 3.7.1 of method 2018 should read "Oxide steps. All four directional edges of every type of oxide step (contact window or other type of oxide step) shall be examined (refer to 3.4.2). A directional edge shall be unacceptable if any defect or combination of defects, excluding thinning, reduces the cross-sectional area of the metal at the directional edge to less than 75 percent of the metal cross-sectional area on either side of the directional edge. The metal shall not be thinned to less than 4,000 Å. For an oxide step (contact window or other type of oxide step) to be acceptable, all four directional edges must be covered with metallization (per 3.4.2) and be acceptable (per the preceding sentence), except in the cases described in 3.7.1a and 3.7.1b. Where all contact cuts are completely covered by metal, the metallization viewed from the normal viewing angle (refer to 3.4.1) will show evidence of contoured metal flow into the contact area. Verification of the actual step coverage shall be determined by cross sectioning an additional die from the same wafer or using a test die to show contact step coverage of 4,000 Å or more."

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspections. The following additional criteria shall apply:

- a. Delete the sequence specified in 3.1.9 through 3.1.13 of method 5004 and substitute lines 1 through 5 of table II herein.
- b. Burn-in test (method 1015 of MIL-STD-883).
  - (1) Static test (test condition A) using the circuit shown on figure 3, or equivalent. Ambient temperature ( $T_A$ ) shall be +125°C minimum. Test duration for the static test shall be 48 hours minimum for class S. The 48 hour burn-in shall be broken into two sequences of 24 hours each (static I and static II) followed by interim electrical measurements. Static II for class B is a minimum of 168 hours.
  - (2) Dynamic test (test condition D or E) using the circuit shown on figure 4 or equivalent. Test duration and temperature shall be in accordance with method 5004 of MIL-STD-883.
- c. Interim and final electrical test parameters shall be as specified in table II (see 3.5).

- d. For class S devices, post dynamic burn-in, or class B devices, post dynamic burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter measurements.
  - e. The manufacturers of SOS devices shall use a high temperature stress test prior to the static burn-in. Conditions shall be dynamic, +125°C, supply voltage at 7 ± .5 volts, and a duration of 160 hours minimum. A PDA of 5 percent shall be imposed. Devices need not be serialized prior to stress testing.
  - f. At the manufacturer's option, the following visual inspection method shall be used. For class S, visual inspection is to be performed to MIL-STD-883, method 2010, condition A except as follows:
    - (1) High magnification inspection is performed at 100X to 300X.
    - (2) Criteria 3.1.1.1 and 3.1.1.2 shall be replaced by criteria 3.2.1.1 and 3.2.1.2 respectively, however the 75 percent of the original metal width over a passivation step requirements shall be reduced to 50 percent, and underlying oxide must also be exposed.
    - (3) Criteria 3.1.1.7 shall apply to 3 areas, two opposite corners and one area in the center of sufficient complexity to assure general alignment and contact coverage, and consist only of the area in the immediate field of view..
    - (4) Criteria 3.1.3c shall be replaced by 3.2.3c. Cracks greater than 5 mils are rejected only if they point to or cross the scribe grid line.
    - (5) Burn in testing shall be performed at an operating voltage of 7 ± .5 volts, if this option is chosen.
  - g. At the manufacturer's option, the class B visual inspection is to be performed to MIL-STD-883, method 2010, condition B except as follows:
    - (1) Criteria 3.2.1.1 and 3.2.1.2 metallization scratches and voids, the 75 percent of the original metal width over a passivation step requirements shall be reduced to 50 percent, and underlying oxide must also be exposed.
    - (2) Criteria 3.2.1.7 shall apply to 3 areas, two opposite corners and one area in the center of sufficient complexity to assure general alignment and contact coverage, and consist only of the area in the immediate field of view.
    - (3) Criteria 3.2.3c. Cracks greater than 5 mils are rejected only if they point or cross the scribe grid line.
    - (4) Burn in testing shall be performed at an operating voltage of 7 ± .5 volts, if this option is chosen.
  - h. For SOS product, diffusion fault criteria, passivation fault criteria, and oxide gate bridge inspection criteria are difficult to apply. Therefore inspect these devices for complete islands, bridging between islands, and missing adjacent contacts from a row in a contact chain.
- 4.2.1 Percent defective allowable (PDA).**
- a. The class S device PDA shall be 5 percent for static burn-in and 5 percent for dynamic burn-in for all failures, with a 3 percent maximum on functional failures for either burn-in. Static burn-in failures for the split sequence shall be cumulative for determining PDA.
  - b. If interim electrical parameter measurements are made to remove defective devices from the lot prior to the burn-in sequence, the number of devices that fail these measurements may be excluded from the PDA calculations for class S and B devices. Following this, pre and post burn-in electrical parameter measurements results shall be used as specified to compute PDA's.

- c. Those devices whose measured characteristics after burn-in exceed the specified delta ( $\Delta$ ) limits or specified electrical parameter limits are failures and shall be removed from the lot (see 3.5 and 4.5.3). The verified failures divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA or one device whichever is greater.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5, 6, and 7 shall be omitted.
- c. Subgroup 4 ( $C_I$  measurement) shall be measured only for initial qualification and after process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and  $V_{SS}$  at a frequency of 1 MHz. This test shall be performed using a fixed sample size of 25 devices and an acceptance number of zero.
- d. Subgroup 12 shall be added to the group A inspection requirements using an LTPD = 15 and consist of the procedures, test conditions, and limits specified in table III.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883 and as follows:

- a. Class S steady state life test circuit of figure 4 or equivalent shall be used.
- b. A special subgroup shall be added using an LTPD of 15 for classes S and B. This subgroup shall consist of a high voltage test of the input protection circuits,  $V_{ZAP}$  (see 4.5.4). With the release of Notice 5 of MIL-STD-883, the procedure and requirements of test method 3015 of Notice 5 will replace the  $V_{ZAP}$  test of this paragraph.
- c. Class S electrical test requirements shall be as specified in table II herein. Delta limits shall apply only to subgroup 5 of group B inspection.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady state life test (method 1015 of MIL-STD-883) conditions, or equivalent:
  - (1) Test condition D or E, and as specified in 4.5.2 and figure 4, or equivalent.
  - (2)  $T_A = +125^\circ\text{C}$  minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$	Device type	Limits		Unit
				Min	Max	
Low level output voltage	$V_{OL}$	$V_{DD} = 4.5 \text{ V}$ $I_{OL} = 2 \text{ mA}$	01, 02, 03, 04		0.4	V
Output low drive current	$I_{OL}$	$V_{DD} = 4.75 \text{ V}$ $V_{OUT} = 0.4 \text{ V}$	05 06	2.5 1.7		mA
High level output voltage	$V_{OH}$	$V_{DD} = 4.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$	01, 02, 03, 04	2.4		V
Output high drive current	$I_{OH}$	$V_{DD} = 4.75 \text{ V}$ $V_{OUT} = 4.35 \text{ V}$	05 06	2.0 1.1		mA
Positive clamping voltage	$V_{IC}$ (POS)	$I_{IN} = 100 \mu\text{A}$ $T_C = +25^\circ\text{C}$	01, 02	0.1	2.0	V
		$I_{IN} = 50 \mu\text{A}$ $T_C = +25^\circ\text{C}$	03, 04	0.1	2.0	
		$I_{IN} = 100 \mu\text{A}$ $T_C = +25^\circ\text{C}$	05 06	0.1 0.2	3.0	
Negative clamping voltage	$V_{IC}$ (NEG)	$I_{IN} = -100 \mu\text{A}$ $T_C = +25^\circ\text{C}$	01, 02	-0.1	-2.0	V
		$I_{IN} = -50 \mu\text{A}$ $T_C = +25^\circ\text{C}$	03, 04	-0.1	-2.0	
		$I_{IN} = -100 \mu\text{A}$ $T_C = +25^\circ\text{C}$	05 06	-0.1 -0.2	-3.0	
Input leakage current	$I_{IH}$	$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.5 \text{ V}$	01, 02, 03, 04		1	$\mu\text{A}$
		$V_{DD} = 5.25 \text{ V}$ $V_{IN} = 5.25 \text{ V}$	05, 06		10	
Input leakage current	$I_{IL}$	$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 0 \text{ V}$	01, 02, 03, 04		-1	$\mu\text{A}$
		$V_{DD} = 5.25 \text{ V}$ $V_{IN} = 0 \text{ V}$	05, 06		-10	
High impedance output leakage	$I_{OHZ}$	$V_{DD} = 5.5 \text{ V}$ $V_{OUT} = 5.5 \text{ V}$	01, 02 03, 04		1.0	$\mu\text{A}$
		$V_{DD} = 5.25 \text{ V}$ $V_{OUT} = 5.25 \text{ V}$	05		10	
			06		50	

See footnote at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $-55^{\circ}\text{C} < T_C < +125^{\circ}\text{C}$	Device type	Limits		Unit
				Min	Max	
High impedance output leakage	I <sub>OLZ</sub>	$V_{DD} = 5.5 \text{ V}$ $V_{OUT} = \text{GND}$	01, 02		-1.0	$\mu\text{A}$
			03, 04		-10	
		$V_{DD} = 5.25 \text{ V}$ $V_{OUT} = \text{GND}$	05		-30	
			06		-50	
Quiescent supply current	I <sub>DD</sub> or I <sub>SS</sub>	$V_{DD} = 5.5 \text{ V}$	01, 02		50	$\mu\text{A}$
			03		200	
	I <sub>SS</sub>	$V_{DD} = 5.25 \text{ V}$	04		250	
			05, 06		-1,000	
Data retention supply voltage	PWR DWN	Functional test	01, 02	2.0		V
			03, 04	3.0		
			05, 06	2.5		
Operating current	I <sub>DDOP</sub>	$V_{DD} = 5.5 \text{ V}$ $T_C = +25^{\circ}\text{C}$ $f = 1 \text{ MHz}$	01, 02, 03, 04		7	$\text{mA}$
		$V_{DD} = 5.25 \text{ V}$ $T_C = +25^{\circ}\text{C}$ $f = 1 \text{ MHz}$	05		4	
			06		6	
Data retention quiescent supply current	I <sub>CCDR</sub>	$V_{DD} = 2 \text{ V}$ $I_{OUT} = 0$ $V_{IN} = \text{rail voltages}$	01, 02		25	$\mu\text{A}$
		$V_{DD} = 3 \text{ V}$ $I_{OUT} = 0$ $V_{IN} = \text{rail voltages}$	03		100	
			04		100	
		$V_{DD} = 2.5 \text{ V}$ $I_{OUT} = 0$ $V_{IN} = \text{rail voltages}$	05		400	
			06		500	
Input capacitance	C <sub>I</sub>	$V_{DD} = 5.5 \text{ V}$ $V_{IN} = \text{rail voltage}$ $f = 1 \text{ MHz}$	01, 02		8	pF
			03, 04	1/	8	
			05, 06	1/	5	
Address access time	t <sub>AVQV</sub>	See table III	01, 02		120	ns
			03, 04		320	
			05, 06		250	

See footnote at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$	Device type	Limits		Unit
				Min	Max	
Chip enable access time	$t_{ELQV}$	See table III	01, 02		120	ns
			03, 04		300	
			05		280	
			06		200	
Chip enable output time $t_{ELQX}$	$t_{ELQX}$		01, 02	10		ns
			03, 04		100	
			06	20		
			01, 02		50	ns
Chip enable output disable time $t_{EHQZ}$	$t_{EHQZ}$		03, 04		100	
			05		100	
			06		140	
			01, 02	120		ns
Chip enable pulse negative width	$t_{ELEH}$		03, 04	300		
			05	220		
			06	200		
			01, 02	50		ns
Chip enable pulse positive width	$t_{EHEL}$		03, 04	120		
			01, 02	0		ns
			03, 04	20		
			01, 02	40		ns
Address hold time	$t_{ELAX}$		03	50		
			04	100		
			05	45		ns
			06	40		
Address hold time from write	$t_{WHAX}$		01	20		ns
			02	120		
			03	80		
			04	300		
Write enable pulse width	$t_{WLWH}$		05	145		
			06	150		

See footnote at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$	Device type	Limits		Unit
				Min	Max	
Write enable pulse setup time	tWLEH	See table III	01	70		ns
			02	120		
			03	200		
			04	300		
Early write pulse setup time	tWLEL		01, 02, 03, 04	0		ns
Write enable read mode setup time	tWHEL		01, 03	0		ns
Early write pulse hold time	tELWH		01	40		ns
			02	120		
			03	80		
			04	300		
			05	205		
			06	200		
Data setup time	TDVWL		01, 03	0		ns
Early write data setup time	TDVEL		01, 03	0		ns
Data hold time	tWLDX		01	25		ns
			03	80		
Early write data hold time	TELDX		01	25		ns
			03	80		
Data valid to write time	tQVWL		01, 03	0		ns
Read or write cycle time	TELEL		01, 02	170		ns
	tAVAV		03, 04	420		
			05, 06	250		
Write enable output disable time	tWLQZ		02		50	ns
			04	1/	100	

See footnote at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$	Device type	Limits		Unit
				Min	Max	
Data hold time	$t_{WHDX}$	See table III	02	0		ns
			04	30		
			05	10		
			06	5		
Write data delay time	$t_{WL DV}$		02	70		ns
			04	100		
Late output high-Z time	$t_{EHWH}$		02, 04	0		ns
Address setup to end of write time	$t_{AVWH}$		05	205		ns
Address to write setup time	$t_{AVWL}$		06	200		
Output hold from address change time	$t_{AVQZ}$	1/	05		100	ns
			06		150	
Data setup time	$t_{DVWH}$		02	50		
			04	200		ns
			05	120		
			06	75		

1/ This parameter is guaranteed but not tested.

TABLE II. Electrical test requirements.

Line no.	MIL-STD-883 test requirements	Class S device 1/ 2/				Class B device 1/ 2/			
		Ref par.	Table 3/ III subgroups	Table 4/ IV delta limits	Test circuit figure	Ref par.	Table 3/ III subgroups	Table 4/ IV delta limits	Test circuit figure
1	Interim electrical parameters method 5004	4.2e	1					1	
2	Static burn-in I method 1015	4.2b,e 4.2f(5) 4.5.2			3		Not required		
3	Same as line 1		1*	Δ					
4	Static burn-in II method 1015	4.2f(5) 4.5.2			3	4.2b,g(4) 4.5.2	5/ Required		3
5	Same as line 1	4.2d	1*	Δ		4.2d	1*	Δ	
6	Dynamic burn-in method 1015	4.2b,f(6) 4.5.2	5/		4		Not required		
7	Same as line 1	4.2d	1*	Δ					
8	Final electrical parameters method 5004		1*,2,3, 8,9,10,11				1*,2,3, 8, 9		
9	Group A test requirements method 5005	4.4.1	1,2,3,4, 8,9,10, 11,12			4.4.1	1,2,3,4, 9,10,11		
10	Group B test requirements method 5005	4.4.2	1,2,3,8, 9,10,11	Δ		4.4.2 4.5.3	1		
11	Group C end-point electrical parameters method 5005					4.4.3	1,2	Δ	
12	Group D end-point electrical parameters method 5005	4.4.4	1,2,3			4.4.4	1,2		
13	Group E test requirements method 1019	4.5.6	Table VI		Table VII	4.5.6	Table VI		Table VII

1/ Blank spaces indicate tests are not applicable.

2/ For subgroups 9, 10, and 11, only the worst value measured per device need be recorded when variables data is required (e.g. during qualification).


3/ (\*) indicates PDA applies to subgroup 1 (see 4.2.1).

4/ (Δ) indicates delta limits shall be required, and delta values shall be computed with reference to either the initial recorded electrical parameters (see 4.5.3), or to the previous interim electrical parameters, as indicated to the qualifying activity.


5/ The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in (removal of temperature or bias) perform the final electrical parameter measurements, subgroup A1.

Device types 01, 03, and 05


Case V

Device types 03 and 05


Case K


Device types 02, 04, and 06

Case V

Device types 04 and 06

Case K

FIGURE 1. Terminal connections.

Device types 02 and 04

This block diagram shows the internal structure of device types 02 and 04. It includes a **LATCHED ADDRESS REGISTER** (5 bits) receiving address inputs A<sub>9</sub> through A<sub>4</sub>. The register's output A is connected to a **GATED ROW DECODER**, which drives a **64 X 64 MATRIX**. The matrix has four 16x16 sub-blocks. A **GATED COLUMN DECODER AND DATA INPUT/OUTPUT** block receives address inputs A<sub>3</sub> through A<sub>0</sub> and provides data outputs D<sub>0</sub> through D<sub>3</sub>. Control signals include **LSB**, **D**, **W**, **CE**, and **OE**. The data path is multiplexed through four parallel paths, each controlled by a switch (A).

FIGURE 2. Block diagrams.

LSB A<sub>2</sub> A<sub>1</sub> A<sub>0</sub> A<sub>3</sub>

13




Device type 05Device type 06

FIGURE 2. Block diagrams - Continued.

Device type	V <sub>DD</sub> min	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	$\overline{CE}$	$\overline{W}$	D <sub>0</sub> /Q <sub>0</sub>	D <sub>1</sub> /Q <sub>1</sub>	D <sub>2</sub> /Q <sub>2</sub>	D <sub>3</sub> /Q <sub>3</sub>	Q
01	5.0 V	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F0	F1	F2				F2
02	5.0 V	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12				F0	F1	F2	F2	F2	F2
03	6.0 V	F0	F1	F2	F3	F4	F5	F6	F7	F8	F10	F11	F12	CLK1	CLK2	F2				F9
04	6.0 V	F4	F5	F9	F3	F2	F1	F0	F6	F7	F8			CLK2	CLK1	F10	F11	F12	F13	
05	7.0 V	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F13	01	F12				V <sub>dd</sub> /2
06	7.0 V	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9			F14	01	F10	F11	F12	F13	1

## NOTES:

1. F<sub>0</sub> = 100 kHz minimum, F<sub>1</sub> = 1/2 F<sub>0</sub>, F<sub>2</sub> = 1/4 F<sub>0</sub> ect.





## 2. Resistors: (all values ±5%)

Type 01, 02; all input and output pins 47 kΩ.

Type 03, 04; same burn-in board both types, with pins 7, 11, 12, 13, and 14 connected through 27 kΩ resistors to frequencies shown in table. 300Ω resistors on other pins.

Type 05, 06; pins connected through 2 kΩ to 15 kΩ, depending on pin function, as indicated in table.



FIGURE 4. Dynamic burn-in and steady state life test circuit.

Device types 01, 03, and 05Device types 02, 04, and 06

## NOTES:

1. All inputs are connected through a 1 kΩ to 15 kΩ resistor.
2. 05, 06; For static II burn-in change input connections to V<sub>SS</sub>.
3. 05, 06; Checkerboard pattern filling array for Static I.
4. 05, 06; Inverse checkerboard pattern filling array for Static II.
5. For device type 06 the pull down resistors on the outputs are not required.
6. Output pin device types 01, 03, 05; connected either through a resistor to a power supply or directly to a voltage divider across the supply rationed as shown.


FIGURE 3. Static burn-in circuit.

Device types 01, 03, and 05Device type 02, 04, and 06

## NOTES:

1.  $C_L = 50 \text{ pF} \pm 10\%$ .
2. Dynamic current load forces if used by tester.  
 $I_{OL} = 2.0 \text{ mA}$  and  $I_{OH} = -1.0 \text{ mA}$ .
3.  $A_{11} t_{TLH}$  and  $t_{THL} \leq 10 \text{ ns}$ .
4.  $A_{11}$  generator output impedance =  $50\Omega$ .
5. All voltages measured with respect to GND terminal.
6. Load should be modified for high Z measurements.
7. See figure 6 for waveforms and figure 7 for timing conditions.


FIGURE 5. Switching time test circuit.



The address information is latched in on the chip registers on the falling edge of  $\bar{CE}$  ( $T = 0$ ). Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time ( $T = 1$ ) the output becomes enabled but data is not valid until during time ( $T = 2$ ).  $\bar{W}$  must remain high until after time ( $T = 2$ ). After the output data has been read,  $\bar{CE}$  may return high ( $T = 3$ ). This will disable the output buffer and ready the SRAM for the next memory cycle ( $T = 4$ ).

NOTE: See figure 7 for test conditions.

FIGURE 6. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables.

Device types 01 and 03WRITE CYCLE


TRUTH TABLE

Time reference	Inputs	Output	Function
	$\overline{CE}$ $\overline{W}$ A   D	Q	
-1	H   X   X   X	Z	Memory disabled
0	1   L   V   V	Z	Cycle begins, addresses are latched
1	L   X   X   X	Z	Write in progress internally
2	1   X   X   X	Z	Write completed
3	H   X   X   X	Z	Prepare for next cycle (same as -1)
4	1   L   V   V	Z	Cycle ends, next cycle begins (same as 0)

The early write cycle is the only cycle where the output is guaranteed not to become active. On the falling edge of  $\overline{CE}$  ( $T = 0$ ), the addresses, the write signal, and the data input are latched in on chip registers. The logic value of  $\overline{W}$  at the time  $\overline{CE}$  falls determines the state of the output buffer for that cycle. Since  $\overline{W}$  is low in the early write cycle, the output buffer is latched into the high impedance state and will remain in the state until  $\overline{CE}$  returns high ( $T = 2$ ). For this cycle, the data input is latched by  $\overline{CE}$  going low; therefore data set up and hold times should be referenced to  $\overline{CE}$ . When  $\overline{CE}$  ( $T = 2$ ) returns to the high state, the output buffer disables and signals are unlatched. The device is now ready for the next cycle.

NOTE: See figure 7 for test conditions.

FIGURE 6. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.




TRUTH TABLE

Time reference	Inputs $\overline{CE}$	$\overline{W}$	A	D	Output Q	Function
-1	H	X	X	X	Z	Memory disabled
0	l	H	V	X	Z	Cycle begins, addresses are latched
1	L	H	X	X	X	Output enabled
2	L	H	X	X	V	Output valid, read and modify time
3	L	l	X	V	V	Write begins, data is latched
4	L	X	X	X	V	Write in progress internally
5	l	X	X	X	V	Write completed
6	H	X	X	X	Z	Prepare for next cycle (same as -1)
7	l	H	V	X	Z	Cycle ends, next cycle begins (same as 0)

The read/modify/write cycle begins as all other cycles on the falling edge of  $\overline{CE}$  ( $T = 0$ ). The  $\overline{W}$  line should be high at ( $T = 0$ ) in order to latch the output buffers in the active state. During ( $T = 1$ ) the output will be active but not valid until ( $T = 2$ ). On the falling edge of the  $\overline{W}$  ( $T = 3$ ), the data present at the output and input are latched. The  $\overline{W}$  signal also latches itself on its low going edge. All input signals excluding  $\overline{CE}$  have been latched and have no further effect on the SRAM. The rising edge of  $\overline{CE}$  ( $T = 5$ ) completes the write portion of the cycle and unlatches all inputs and the output. The output goes to a high impedance and the SRAM is ready for the next cycle.

NOTE: See figure 7 for test conditions.

FIGURE 6. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.

Device types 02 and 04READ CYCLE


TRUTH TABLE

Time reference	Inputs			Data I/O DQ	Function
	CE	W	A		
-1	H	X	X	Z	Memory disabled
0	l	H	V	Z	Cycle begins, addresses are latched
1	L	H	X	X	Output enabled
2	L	H	X	V	Output valid
3	l	H	X	V	Read accomplished
4	H	X	X	Z	Prepare for next cycle (same as -1)
5	l	H	V	Z	Cycle ends, next cycle begins (same as 0)

The address information is latched in on the chip registers on the falling edge of CE ( $T = 0$ ). Minimum address setup and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time ( $T = 1$ ), the outputs become enabled but data is not valid until time ( $T = 2$ ). W must remain high throughout the read cycle. After the data has been read, CE may return high ( $T = 3$ ). This will force the output buffers into a high impedance mode at time ( $T = 4$ ). The memory is now ready for the next cycle.

NOTE: See figure 7 for test conditions

FIGURE 6. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.




Time reference	Inputs				Function
	CE	W	A	DQ	
-1	H	X	X	Z	Memory disabled
0	l	X	V	Z	Cycle begins, addresses are latched
1	L	L	X	Z	Write period begins
2	L	s	X	V	Data in is written
3	s	H	X	Z	Write completed
4	H	X	X	Z	Prepare for next cycle (same as -1)
5	l	X	V	Z	Cycle ends, next cycle begins (same as 0)

The write cycle is initiated on the falling edge of  $\overline{CE}$  ( $T = 0$ ), which latches the address information in on chip registers. If a dedicated write cycle is to be performed and the outputs are not to become active,  $t_{WLEL}$  and  $t_{EHWH}$  must be met. Under these conditions,  $t_{WLQY}$  is unnecessary and input data may be applied at any convenient time as long as  $t_{DVWH}$  is still met. If  $t_{WLEL}$  is not met, then the outputs may become enabled momentarily near the beginning of the cycle and a disable time ( $t_{ELQZ}$ ) must be met before the input data is applied ( $t_{WLQZ} = t_{WLDV}$ ). Similarly, if  $t_{EHWH}$  is not met the outputs may enable briefly near the end of the cycle.

The write operation is terminated by the first rising edge of  $\overline{W}$  ( $T = 2$ ) or  $\overline{CE}$  ( $T = 3$ ). After the minimum required  $\overline{CE}$  high time ( $t_{EHEL}$ ), the next cycle may begin. If a series of consecutive write cycles are to be performed, the  $\overline{W}$  line may be held low until all desired locations have been written. In this case, data setup and hold times must be referenced to the rising edge of  $\overline{CE}$ .

NOTE: See figure 7 for test conditions.

FIGURE 6. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.

Device types 02 and 04READ MODIFY WRITE CYCLE


TRUTH TABLE

Time reference	Inputs CE	Inputs W	Inputs A	Data I/O DQ	Function
-1	H	X	X	Z	Memory disabled
0	l	H	V	Z	Cycle begins, addresses are latched
1	L	H	X	X	Read mode, output enabled
2	L	H	X	V	Read mode, output valid
3	L	L	X	Z	Write mode, output high Z
4	L	l	X	V	Write mode, data is written
5	l	H	X	Z	Write completed
6	H	X	X	Z	Prepare for next cycle (same as -1)
7	l	H	V	Z	Cycle ends, next cycle begins (same as 0)

If the pulse width of W is relatively short in relation to that of CE, a combination read-write cycle may be performed. If W remains high for the first part of the cycle, the outputs will become active during time (T = 1). Data out will be valid during time (T = 2). After the data is read, W can go low. After minimum  $t_{WLWH}$ , W may return high. The information just written may now be read or CE may return high, disabling the output buffers and preparing the device for the next cycle. Any number or sequence of read-write operations may be performed while CE is low providing all timing requirements are met.


NOTE: See figure 7 for test conditions.


FIGURE 6. Read cycle, write cycle, read/modify/write cycle waveforms and truth tables - Continued.


Device type 05

$\overline{CE}$	$\overline{W}$	Mode	Output
H	X	Not Selected	High Z
L	L	Write	High Z
L	H	Read	ID out

FIGURE 6. Read-cycle timing waveforms.

FIGURE 6. Write-cycle timing waveforms.

FIGURE 6. Write-cycle timing waveforms.

Device type 06

Function	$\overline{CE}$	$\overline{W}$	Data pins
Read	0	1	Output dependent on data
Write	0	0	Input
Not selected	1	X	High Z

FIGURE 6. Read-cycle timing waveforms.

Timing parameter	Description	Device types			
		01	02	Unit	
		Min	Max	Min	Max
$t_{ELQV}$	Chip enable access time		120	120	ns
$t_{AVQV}$	Address access time		120	120	ns
$t_{ELQX}$	Chip enable output enable time	10		10	ns
$t_{WLQZ}$	Write enable output disable time			50	ns
$t_{EHQZ}$	Chip enable output disable time		50	50	ns
$t_{ELEH}$	Chip enable pulse negative width	120		120	ns
$t_{EHEL}$	Chip enable pulse positive width	50		50	ns
$t_{AVEL}$	Address setup time	0		0	ns
$t_{ELAX}$	Address hold time	40		40	ns
$t_{WLWH}$	Write enable pulse negative width	20		120	ns
$t_{WLEH}$	Write enable pulse setup time to chip disable	70		120	ns
$t_{WLEL}$	Write enable pulse setup time to chip enable	0		0	ns
$t_{ELWH}$	Write enable pulse hold time from chip enable	40		120	ns
$t_{ELDX}$	Write data hold time	25			ns
$t_{DVWH}$	Data setup time			50	ns
$t_{WHDX}$	Data hold time			0	ns
$t_{EEL}$	Read or write cycle time	170		170	ns
$t_{DVEL}$	Write data setup time	0			ns
$t_{WHEH}$	Write enable high to chip enable high	10			ns
$t_{QVWL}$	Data valid to write time			0	ns
$t_{EHWH}$	Output high-Z time			0	ns
$t_{DVWL}$	Data setup time	0			ns
$t_{WLDX}$	Data hold time	.25			ns
$t_{WLDV}$	Write data delay time			70	ns
$t_{WHEL}$	Write enable read mode setup time	0			ns

FIGURE 7. Timing test conditions over operating temperature range.

Timing parameter	Description	Device types							
		03		04		05		06	
		Min	Max	Min	Max	Min	Max	Min	Max
$t_{ELQV}$	Chip enable access time		300		300		280		200 ns
$t_{AVQV}$	Address access time		320		320		250		250 ns
$t_{ELQX}$	Chip enable output enable time		100		100			20	ns
$t_{WLQZ}$	Write enable output disable time				100				ns
$t_{ELEH}$	Chip enable pulse negative width	300		300		220		200	ns
$t_{EHEL}$	Chip enable pulse positive width	120		120					ns
$t_{AVEL}$	Address setup time	20		20					ns
$t_{ELAX}$	Address hold time	50		100					ns
$t_{WHAX}$	Address hold time					45		40	ns
$t_{WLWH}$	Write enable pulse negative width	80		300		145		150	ns
$t_{WLEH}$	Write enable pulse setup time to chip disable	200		300					ns
$t_{WLEL}$	Write enable pulse setup time to chip enable	0		0					ns
$t_{ELWH}$	Write enable pulse hold time from chip enable	80		300					ns
$t_{ELDX}$	Write data hold time	80							ns
$t_{DVWH}$	Data setup time			200	120		75		ns
$t_{WHDX}$	Data hold time			30	10	5			ns
$t_{EEL}$	Read or write cycle time	420		420					ns
$t_{AVAV}$	Read or write address cycle time					250	250		ns
$t_{DVEL}$	Write data setup time	0							ns
$t_{WHEH}$	Write enable high to chip enable high	0							ns
$t_{ELWL}$	Write output output high-Z time	0		0					ns
$t_{QVWL}$	Data valid to write time	0		0					ns
$t_{EHWL}$	Output high-Z time	0		0					ns
$t_{DVWL}$	Data setup time	0							ns
$t_{WLDX}$	Data hold time	80							ns
$t_{ELDX}$	Early write data	80				ns			ns
$t_{WLDV}$	Write data delay time			100		ns			ns
$t_{WHEL}$	Write enable read mode setup time	0				ns			ns
$t_{AVWH}$	Address setup to end write time					205	200		ns

FIGURE 7. Timing test conditions over operating temperature range - Continued.

TABLE III. Group A inspection for device type 01.

Symbol	Case V	NLL- STD-863 method	Test conditions												Test limits			Measured Terminal				Y		
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Terminal	Subgroup 1 $T_c = +25^\circ\text{C}$	Subgroup 2 $T_c = +15^\circ\text{C}$	Subgroup 3 $T_c = -55^\circ\text{C}$
$V_{IC(POS)}$	1	100 $\mu\text{A}$	GND	GND	A6	0.1	2.0																	
	2	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	100 $\mu\text{A}$	GND	A7				
	3	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A8	A3	A4	A5	
	4	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A9	A10	A11	A12	
	5	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A13	A14	A15	A16	
	6	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A17	A18	A19	A20	
	7	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A21	A22	A23	A24	
	8	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A25	A26	A27	A28	
	9	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A29	A30	A31	A32	
	10	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A33	A34	A35	A36	
	11	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A37	A38	A39	A40	
	12	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A41	A42	A43	A44	
	13	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A45	A46	A47	A48	
	14	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A49	A50	A51	A52	
	15	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A53	A54	A55	A56	
$V_{IC(NEG)}$	16	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	-100 $\mu\text{A}$	A57	A58	A59	A60	
	17	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	GND	-100 $\mu\text{A}$	A61	A62	A63	A64	
	18	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A65	A66	A67	A68	
	19	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A69	A70	A71	A72	
	20	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A73	A74	A75	A76	
	21	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A77	A78	A79	A80	
	22	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A81	A82	A83	A84	
	23	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A85	A86	A87	A88	
	24	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A89	A90	A91	A92	
	25	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A93	A94	A95	A96	
	26	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A97	A98	A99	A100	
	27	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A101	A102	A103	A104	
	28	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A105	A106	A107	A108	
	29	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A109	A110	A111	A112	
	30	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A113	A114	A115	A116	
$V_{OL}$	3007	31	4.5 V	4.5 V	Q	0.4	0.4	0.4	A															
	3006	32	4.5 V	4.5 V	Q	2.4	2.4	2.4																
$I_{IH 4_/-}$	3010	33	5.5 V	GND	GND	GND	5.5 V	5.5 V	5.5 V	A														
	34	35	5.5 V	GND	5.5 V	A1	A2	A3	A4															
	36	37	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A5	A6	A7	A8	
	38	39	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A9	A10	A11	A12	
	40	41	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A13	A14	A15	A16	
	42	43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A17	A18	A19	A20	
	44	45	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A21	A22	A23	A24	
	46	47	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A25	A26	A27	A28	
	48	49	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A30	A31	A32	A33	
	50	51	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A34	A35	A36	A37	
	52	53	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A38	A39	A40	A41	
	54	55	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A42	A43	A44	A45	
	56	57	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A48	A49	A50	A51	
	58	59	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A56	A57	A58	A59	
	60	61	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A64	A65	A66	A67	
	62	63	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A68	A69	A70	A71	
	64	65	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A75	A76	A77	A78	
	66	67	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A81	A82	A83	A84	
	68	69	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A89	A90	A91	A92	
	70	71	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A97	A98	A99	A100	
	72	73	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A105	A106	A107	A108	
	74	75	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A113	A114	A115	A116	
	76	77	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A121	A122	A123	A124	
	78	79	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A130	A131	A132	A133	
	80	81	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A140	A141	A142	A143	
	82	83	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A150	A151	A152	A153	

See footnotes at end of table III.

TABLE III. Group A inspection for device type 01 - Continued.

Symbol	Case No.	MIL-STD-883 method	Test conditions												Test limits										
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 1 TC = 25°C	Subgroup 2 TC = +125°C	Subgroup 3 TC = -55°C	Unit
I <sub>IL 4/</sub>	3009	48	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	A0	-1.0			μA							
	50	"	5.5 V	GND	5.5 V	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	A1				
	51	"	"	"	5.5 V	GND	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	A2				
	52	"	"	"	"	5.5 V	GND	"	"	"	"	GND	"	"	"	"	"	"	"	"	A3				
	53	"	"	"	"	"	5.5 V	GND	"	"	"	GND	"	"	"	"	"	"	"	"	A4				
	54	"	"	"	"	"	"	5.5 V	GND	"	"	GND	"	"	"	"	"	"	"	"	A5				
	55	"	"	"	"	"	"	"	5.5 V	GND	"	GND	"	"	"	"	"	"	"	"	A6				
	56	"	"	"	"	"	"	"	"	5.5 V	GND	"	GND	"	"	"	"	"	"	"	A7				
	57	"	"	"	"	"	"	"	"	"	5.5 V	GND	"	GND	"	"	"	"	"	"	A8				
	58	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	A9				
	59	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	A10				
	60	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	A11				
	61	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	A12				
	62	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	A13				
I <sub>OLZ</sub>	63	GND	GND	GND	GND	GND	GND	5.5 V	"	"	5.5 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	1.0	1.0	1.0	μA
	64	GND	GND	GND	GND	GND	GND	5.5 V	0.8 V	"	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	0	1.0	1.0	
	65	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	GND	5.5 V	"	5.5 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	0	-1.0	-1.0	
	66	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	GND	0.8 V	"	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	0	-1.0	-1.0	
I <sub>D01</sub>	3005	67	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	150	50	50	μA
I <sub>D02</sub>	68	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	"	150	50	50	
	69	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	"	150	50	50	
	70	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"	"	"	"	150	50	50	
C <sub>1</sub>	3012	71	8/	8/	8/	8/	8/	8/	8/	8/	8/	GND	8/	8/	8/	8/	8/	8/	8/	8/	GND	Each input	8	pF	
	72	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	GND	9/	9/	9/	9/	9/	9/	9/	9/	GND	Each input	8	pF	
	73	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	GND	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	2.0	V	

See footnotes at end of table III.

TABLE III. Group A inspection for device type O1 - Continued.

Symbol	Case no.	MIL- STD-883 method	V	Test conditions $\frac{V}{I}$												Test limits								
				A0	A1	A2	A3	A4	A5	Q	Y <sub>SS</sub>	CE	D	A11	A10	A9	A8	A7	A6	V <sub>DD</sub>	Measured Terminal	Subgroup 9 TC = +25°C	Subgroup 10 TC = +125°C	Subgroup 11 TC = -55°C
t <sub>AVQY</sub>	F19-6	74	$\underline{11}/$	$\underline{11}/$	$\overline{11}/$	$\underline{11}/$	$\overline{11}/$	$\underline{11}/$	$\overline{11}/$	GND	$\underline{11}/$	$\underline{4.5}\text{ V}$	Q	120	120	120	ns							
t <sub>ELQV</sub>	75	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	120	120	120	"
t <sub>ELOX<sub>14</sub></sub>	76	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	10	10	10	"	
t <sub>EHQZ<sub>14</sub></sub>	77	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	50	50	50	"	
Subgroup 12																					TC = +25°C			
																				Min	Max			
11DQF			78	$\underline{12}/$	$\overline{12}/$	$\underline{12}/$	$\overline{12}/$	$\underline{12}/$	$\overline{12}/$	GND	$\underline{12}/$	$\underline{5.5}\text{ V}$	7											

See footnotes at end of table III.

TABLE III. Group A inspection for device type 02.

Symbol	Mil-STD-883 case method	Terminal conditions														Test limits							
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 1 <sup>2</sup>	Subgroup 2 <sup>2</sup>	Subgroup 3 <sup>2</sup>
V <sub>IC(PDS)</sub>	1	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	GND	A6	0.1 $\mu$ A	2.0 $\mu$ A	V
	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18		A5	A4	A3	A2	"
																			A0	A1	A2	CE	"
																			D3/Q3	D2/Q2	D1/Q1	D0/Q0	"
																			A9	A8	A7	A6	"
																			A6	A5	A4	A3	"
V <sub>IC(NEG)</sub>	17	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	GND	A6	-0.1 $\mu$ A	-2.0 $\mu$ A	V
	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32				A5	A4	A3	A2	"
																			A0	A1	A2	CE	"
																			D3/Q3	D2/Q2	D1/Q1	D0/Q0	"
																			A9	A8	A7	A6	"
V <sub>OL</sub>	3007	33	4.5 V	0.8 V	"	2.5 V	2/	2/	2/	2/	2/	2/	2/	2/	2/	2/	2/	"					
V <sub>CH</sub>	3006	34	4.5 V	0.8 V	"	2.5 V	3/	3/	3/	3/	3/	3/	3/	3/	3/	3/	3/	"					
V <sub>IHI 4/</sub>	3010	35	5.5 V	"	5.5 V	All inputs together	1.0 $\mu$ A	"	"														
V <sub>IH2</sub>	36	5.5 V	GND	A6	A5	A4	A3	1.0 $\mu$ A															
	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51				A0	A1	A2	CE	"
																		D3/Q3	D2/Q2	D1/Q1	D0/Q0	"	
																		A9	A8	A7	A6	"	
V <sub>IHL 4/</sub>	3009	52	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	All inputs together	"	"	"	"

See footnotes at end of table III.

TABLE III. Group A inspection for device type 02 - Continued.

Symbol	Case no.	MIL-STD-883 method	Terminal conditions												Test limits			Measured terminal	Subgroup 1	Subgroup 2	Subgroup 3	Unit			
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Min	Max	Min	Max	
I <sub>LL2</sub>	3009		A <sub>6</sub>	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	A <sub>6</sub>	1	1	1	1							
	53	54	55	5.5 V	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	A <sub>5</sub>	1	1	1	1						
	56	57	58	5.5 V	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	A <sub>4</sub>	1	1	1	1						
	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	
I <sub>OL2</sub>	3005		A <sub>6</sub>	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	GND	GND	GND	GND	GND							
	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	
I <sub>OD1</sub>	3012		C <sub>1</sub>	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	V <sub>DD</sub> 5V	50	50	50	50							
I <sub>OD2</sub>	3013		C <sub>2</sub>	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	V <sub>DD</sub> 6V	"	"	"	"							
I <sub>OD3</sub>	3014		C <sub>3</sub>	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	V <sub>DD</sub> 7V	"	"	"	"							
I <sub>OD4</sub>	3015		C <sub>4</sub>	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	V <sub>DD</sub> 13V	"	"	"	"							
	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	

See footnotes at end of table III.

TABLE III. Group A inspection for device type 02 - Continued.

Symbol	MIL- method 1510-883	Case V	Terminal conditions												Test limits			
			Subgroup 8 $T_C = +25^\circ C$						Subgroup 9 $T_C = +25^\circ C$						Subgroup 10 $T_C = +25^\circ C$			
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Test no.	A6	A5	A4	A3	A0	A1	A2	CE	VSS	W	D <sub>3</sub> /Q <sub>3</sub>	D <sub>2</sub> /Q <sub>2</sub>	D <sub>1</sub> /Q <sub>1</sub>	D <sub>0</sub> /Q <sub>0</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	VDD
PWR	90	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/
DIN																		
ADD	91	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/
CMP																		
ta/qv	Fig. 6	92	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/
teLqv		93	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
teLqX <sub>14/</sub>		94	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
teNqZ <sub>14/</sub>		95	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
1DOP			96	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/

See footnotes at end of table III.

TABLE III. Group A inspection for device type 03.

Symbol	Case V	MIL- STD-883 method	$\frac{V}{I}$																Test limits				Unit		
			1	2	3	4	5	6	7	8	9	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 1 TC = +25 °C	Subgroup 2 TC = +125 °C	Subgroup 3 TC = -55 °C		
K	2		3	4	5	7	8	9	11	12	13	15	16	17	18	21	22	23	24	A0	0.1	2.0	*	V	
Test no.	A0	A1	A2	A3	A4	A5	Q	V	VSS	CE	D	A11	A10	A9	A8	A7	A6	VD0		A1	A2	A3	A4	*	
V <sub>IC(POS)</sub>	1	2	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	50 $\mu$ A	GND	A0	0.1	2.0	*	V		
	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	21	22	23	24	A1	A2	A3	A4	*
	8	9	10	11	12	13	14	15												A5	A6	A7	A8	*	
V <sub>IC(NEG)</sub>	16	17	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	-50 $\mu$ A	GND	A0	-0.1	-2.0	*	V		
	18	19	20	21	22	23	24	25	26	27	28	29	30							A1	A2	A3	A4	*	
																			A5	A6	A7	A8	*		
V <sub>OL</sub>	3007	31	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	2/	4.5 V	"	GND	4.5 V	4.5 V	Q	0.4	0.4	0.4	*	V						
V <sub>OH</sub>	3006	32	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	3/	4.5 V	"	GND	4.5 V	4.5 V	Q	2.4	2.4	2.4	*	V						

See footnotes at end of table III.

TABLE III. Group A inspection for device type 03 - Continued.

MIL-M-38510/245A

Symbol	Mil-S-883 Case method	V	Terminal conditions												Test limits										
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 1	Subgroup 2	Subgroup 3	Unit
K	A0	A1	A2	A3	A4	A5	Q	W	V <sub>SS</sub>	TE	0	A11	A10	A9	A8	A7	A6	V <sub>DD</sub>	GND	GND	GND	T <sub>C</sub> = +125°C	T <sub>C</sub> = -55°C		
Test no.																					Min	Max	Min	Max	
I <sub>H</sub>	3010	33	5.5 V	GND	5.5 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	5.5 V	A0	A1	A2	A3	A4	
	34	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	35	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	36	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	37	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	38	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	39	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	40	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	41	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	42	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	45	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	46	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	47	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
I <sub>L</sub>	3009	48	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	A0	A1	A2	A3	A4						
	49	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	50	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	51	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	52	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	53	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	54	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	55	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	56	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	57	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	58	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	59	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	60	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	61	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	62	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
I <sub>OHZ</sub>	63	GND	GND	GND	GND	GND	GND	GND	5.5 V	"	"	"	"	"	GND	GND	GND	GND	GND	Q	10	10	10	10	
	64	GND	GND	GND	GND	GND	GND	GND	5.5 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	Q	10	10	10	10	
I <sub>OZ</sub>	65	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	"	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	A10	A11	A12	A13	A14				
	66	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	Q	-10	-10	-10	-10

See footnotes at end of table III.

TABLE III. Group A inspection for device type 03 - Continued.

Symbol	MIL-STD-883 Case	V	Terminal conditions												Test limits								
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 1	Subgroup 2
K	2	3	4	5	7	8	9	11	12	13	15	16	17	18	21	22	23	24		TC = +25°C	TC = +125°C	TC = -55°C	
Test no.	A0	A1	A2	A3	A4	A5	Q	W	VSS	CE	D	A11	A10	A9	A8	A7	A6	YDD		Min	Max	Min	Max
I001	3005	67	GND	GND	GND	GND	GND	"	"	"	GND	GND	GND	GND	GND	GND	GND	5.5 V	YDD 5/	1200	200	200	μA
I002	68	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
I003	69	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
I004	70	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
C1	3012	71	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	GND	Each input	8		pF	
																			TC = +125°C	Min	Max		
PNR DOWN	72	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	V
Functional tests	73	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	V
TAVQ	F19-6	74	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	Subgroup 10 TC = +25°C
TEEQV		75	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	Subgroup 11 TC = +25°C
I-DOOP		76	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	mA

See footnotes at end of table III.

TABLE III. Group A inspection for device type 04.

See footnotes at end of table III.

TABLE III. Group A inspection for device type Q4 - Continued.

Symbol	Case Y	ML-883 method	Test conditions $\frac{V}{I}$												Test limits									
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 1 TC = +25°C	Subgroup 2 TC = +125°C	Subgroup 3 TC = 55°C
K	2	3	4	5	7	8	9	11	12	13	15	16	17	18	21	22	23	24						
Test no.	A6	A5	A4	A3	A0	A1	A2	CF	VSS	W	D <sub>3</sub> /D <sub>3</sub>	D <sub>2</sub> /D <sub>2</sub>	D <sub>1</sub> /Q <sub>1</sub>	0/Q <sub>0</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	V <sub>DD</sub>						
I1H2	3010	36	5.5 V GND	5.5 V GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	5.5 V	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	1.0 $\mu$ A	
	38	"	"	"	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	"	"	"	"	"							
	39	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	40	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	41	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	42	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	45	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	46	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	47	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	48	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	49	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	50	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	51	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
I1L1 4/	3010	52	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
I1L2	53	"	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	"	A <sub>6</sub>	-1.0 $\mu$ A			
	54	"	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	5.5 V GND	"	A <sub>5</sub>				
	55	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>4</sub>				
	56	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>3</sub>				
	57	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>2</sub>				
	58	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>1</sub>				
	59	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>0</sub>				
	60	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>2</sub> E				
	61	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D3/Q3				
	62	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D2/Q2				
	63	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D1/Q1				
	64	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D0/Q0				
	65	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>9</sub>				
	66	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>8</sub>				
	67	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>7</sub>				
	68	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
I0Hz	69	GND	GND	GND	GND	GND	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	GND	GND	GND	GND		
	70	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	B3/Q3	10	10	10	
	71	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	B2/Q2				
	72	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	B1/Q1				
	73	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D1/Q1				
	74	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D3/Q3				
	75	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D2/Q2				
	76	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D1/Q1				
	77	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	GND	GND	GND	GND		
	78	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	B3/Q3	-10 <sub>a</sub>	-10 <sub>a</sub>	-10 <sub>a</sub>	
	79	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	B2/Q2				
	80	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	B1/Q1				
	81	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D0/Q0				
	82	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D3/Q3				
	83	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D2/Q2				
	84	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D1/Q1				

See footnotes at end of table III.

TABLE III. Group A inspection for device type 04 - Continued.

Symbol	Case	MIL-STD-883 method	Test conditions												Test limits													
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 1	Subgroup 2	Subgroup 3				
	K	2	3	4	5	7	3	9	11	12	13	15	16	17	18	21	22	23	24	$T_C = +25^\circ C$	$T_C = +125^\circ C$	$T_C = -55^\circ C$	$T_C = -25^\circ C$					
Test no.	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	OE	VSS	W	D <sub>3</sub> /Q <sub>3</sub>	D <sub>2</sub> /Q <sub>2</sub>	D <sub>1</sub> /Q <sub>1</sub>	Q <sub>0</sub> /Q <sub>0</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	V <sub>DD</sub>	GND	GND	GND	5.5 V	V <sub>DD</sub>	250	250 $\mu A$			
I <sub>D01</sub>	3005	85	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	5.5 V	V <sub>DD</sub>	250	250	250	250	250	250	250	
I <sub>D02</sub>	86	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	V <sub>DD</sub>	6V	"	"	"	"	"	"	"
I <sub>D03</sub>	87	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	V <sub>DD</sub>	7V	"	"	"	"	"	"	"
I <sub>D04</sub>	88	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	V <sub>DD</sub>	13V	"	"	"	"	"	"	"
C <sub>1</sub>	3012	89	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	GND	Each input	8	8	8	8	8	8	8
PR DIN		90	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	
Functional tests		91	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	
I <sub>AVQV</sub>	Fig. 6	92	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	
I <sub>ELQV</sub>		93	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/
I <sub>DDP</sub>		94	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/

See footnotes at end of table III.

TABLE III. Group A inspection for device type 05.

Symbol	Case no.	MIL- STD-883 method	Test no.	$\underline{I}_T$												Test limits												
				Terminal conditions												Measured			Subgroup 1			Subgroup 2			Subgroup 3			
				A0	A1	A2	A3	A4	A5	Q	V <sub>SS</sub>	W	CE	D	A11	A10	A9	A8	A7	A6	V <sub>DD</sub>	Min	Max	Min	Max	Min	Max	
V <sub>C(POS)</sub>	1	100 $\mu$ A																			GND	A0	0.1	3.0				
	2	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A									
	3																											
	4		3	4	5	6	7	8	9	11	12	13	15	16	17	18	21	22	23	24								
	5																											
	6																											
	7																											
	8																											
	9																											
	10																											
	11																											
	12																											
	13																											
	14																											
	15																											
V <sub>C(NEG)</sub>	16	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A									
	17																											
	18																											
	19																											
	20																											
	21																											
	22																											
	23																											
	24																											
	25																											
	26																											
	27																											
	28																											
	29																											
	30																											
I <sub>O(L)</sub>	3007	31	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	4.75 V	0	4.0	2.5	4.0		
	3006	32	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	4.75 V	Q	-3.0	-2.0	-3.0		
I <sub>I(H)</sub>	3010	33	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	A0	2.0	10	mA	mA
	34																											
	35																											
	36																											
	37																											
	38																											
	39																											
	40																											
	41																											
	42																											
	43																											
	44																											
	45																											
	46																											
	47																											

See Footnotes at end of table III.

TABLE III. Group A inspection for device type 05 - Continued.

Symbol	Case method	V	Terminal conditions <u>V</u>												Test limits												
			Measured terminal						Subgroup 1 TC = +25°C						Subgroup 2 TC = +125°C						Subgroup 3 TC = -55°C						
			A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	Q	W	V <sub>SS</sub>	D	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	V <sub>DD</sub>	Min	Max	Min	Max	Min	Max		
I <sub>IL</sub>	3009	49	GND	5.25 V	GND	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	A <sub>0</sub>	-2.0	-10	A							
	50	52	5.25 V	GND	5.25 V	5.25 V	5.25 V	GND	"	"	"	"	"	"	"	"	"	"	"	"	"	A <sub>1</sub>	"	"	A <sub>2</sub>		
	53	55	"	"	"	"	"	"	15.25 V	GND	5.25 V	GND	"	"	"	"	"	"	"	"	"	"	A <sub>3</sub>	"	"	A <sub>4</sub>	
	56	57	"	"	"	"	"	"	"	15.25 V	GND	5.25 V	GND	"	"	"	"	"	"	"	"	"	A <sub>5</sub>	"	"	A <sub>6</sub>	
	58	59	"	"	"	"	"	"	"	"	15.25 V	GND	5.25 V	GND	"	"	"	"	"	"	"	"	A <sub>7</sub>	"	"	A <sub>8</sub>	
	60	61	"	"	"	"	"	"	"	"	"	15.25 V	GND	5.25 V	GND	"	"	"	"	"	"	"	A <sub>9</sub>	"	"	A <sub>10</sub>	
	62	"	"	"	"	"	"	"	"	"	"	"	15.25 V	GND	5.25 V	GND	"	"	"	"	"	"	A <sub>11</sub>	"	"	A <sub>12</sub>	
<u>10Hz</u>																											
	63	"	"	"	"	"	"	"	5.25 V	"	"	5.25 V	"	"	5.25 V	"	5.25 V	"	"	"	"	Q	5.0	30	5.0	"	
	64	"	"	"	"	"	"	"	"	5.25 V	GND	"	GND	"	"	"	"	"	"	"	"	Q	5.0	30	5.0	"	
	65	"	"	"	"	"	"	"	"	"	GND	5.25 V	"	5.25 V	"	"	"	"	"	"	"	Q	-5.0	-30	-5.0	"	
	66	"	"	"	"	"	"	"	"	"	GND	GND	"	"	"	"	"	"	"	"	"	Q	-5.0	-30	-5.0	"	
	1SS1	3005	67	"	"	"	"	"	"	"	5.25 V	"	5.25 V	"	"	"	"	"	"	"	"	V <sub>SS</sub> 5/	-100	-1000	-100	"	
	1SS2	68	"	"	"	"	"	"	"	"	"	5.25 V	"	5.25 V	"	"	"	"	"	"	"	V <sub>SS</sub> 6/	"	"	"	"	
	1SS3	69	"	"	"	"	"	"	"	"	"	"	5.25 V	"	5.25 V	"	"	"	"	"	"	V <sub>SS</sub> 7/	"	"	"	"	
	1SS4	70	"	"	"	"	"	"	"	"	"	"	5.25 V	"	5.25 V	"	"	"	"	"	"	V <sub>SS</sub> 13/	"	"	"	"	
<u>4</u>																											
	C1	3012	71	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	N <sub>H</sub>	Max	5	5	PF	

See footnotes at end of table III.

TABLE III. Group A inspection for device type 05 - Continued.

See footnotes at end of table III.

TABLE III. Group A inspection for device type 06.

Symbol	MIL-STD-883 Case V	Terminal conditions														Test limits				Measured terminal		
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18			
K	2	3	4	5	7	8	9	11	12	13	15	16	17	18	21	22	23	24				
Test no.	A6	A5	A4	A3	A0	A1	A2	CE	V <sub>SS</sub>	W	Q <sub>3</sub> /Q <sub>3</sub>	Q <sub>2</sub> /Q <sub>2</sub>	Q <sub>1</sub> /Q <sub>1</sub>	Q <sub>0</sub> /Q <sub>0</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	V <sub>DD</sub>				
V <sub>IC(POS)</sub>	1	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	100 $\mu$ A	GND	A <sub>6</sub>	0.2	
	2																		A <sub>5</sub>	3.0		
	3																		A <sub>4</sub>			
	4																		A <sub>3</sub>			
	5																		A <sub>2</sub>			
	6																		A <sub>1</sub>			
	7																		A <sub>0</sub>			
	8																		A <sub>9</sub>			
	9																		A <sub>8</sub>			
	10																		A <sub>7</sub>			
	11																					
	12																					
	13																					
	14																					
	15																					
	16																					
V <sub>IC(NEG)</sub>	17	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	-100 $\mu$ A	GND	A <sub>6</sub>	-0.2		
	18																		A <sub>5</sub>	-3.0		
	19																		A <sub>4</sub>			
	20																		A <sub>3</sub>			
	21																		A <sub>2</sub>			
	22																		A <sub>1</sub>			
	23																		A <sub>0</sub>			
	24																		A <sub>9</sub>			
	25																		A <sub>8</sub>			
	26																		A <sub>7</sub>			
	27																					
	28																					
	29																					
	30																					
	31																					
	32																					
I <sub>OL</sub>	3007	33	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	A <sub>7</sub>	2.6								
I <sub>OH</sub>	3006	34	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	A <sub>7</sub>	1.7								
																			A <sub>6</sub>	2.6		
																			A <sub>5</sub>	1.7		
																			A <sub>4</sub>	2.6		
																			A <sub>3</sub>	1.7		
																			A <sub>2</sub>	2.6		
																			A <sub>1</sub>	1.7		
																			A <sub>0</sub>	2.6		

See footnotes at end of table III.

TABLE III. Group A inspection for device type 06 - Continued.

Symbol	Case no.	Mil- STD-883 method	Test no.	Terminal conditions												Test limits						
				$\frac{V}{I}$												Unit						
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
111.1	3010	35	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	GND	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V						
<u>111.1.4/</u>				36	5.25 V	GND	GND	GND	GND	GND	GND											
111.2	37	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	38	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	39	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	40	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	41	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	42	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	43	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	44	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	45	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	46	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	47	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	48	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	49	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	50	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
	51	"	GND	5.25 V	GND	GND	GND	GND	GND	GND												
<u>111.1.4/</u>				52	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
111.2	3009	52	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	
<u>111.1.4/</u>				53	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	GND										
	54	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	55	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	56	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	57	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	58	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	59	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	60	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	61	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	62	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	63	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	64	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	65	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	66	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	67	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND
	68	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND	5.25 V	GND

See footnotes at end of table III.

TABLE III. Group A inspection for device type 06 - Continued.

Symbol	MIL-STD-883 method	Case no.	V	Terminal Conditions $\underline{V}$												Test limits					
				Measured terminal												Subgroup 1		Subgroup 2		Subgroup 3	
				TC = +25°C		TC = +125°C		TC = -25°C		TC = -55°C											
Test no.	A6	A5	A4	A3	A0	A1	A2	CE	V <sub>SS</sub>	W	D <sub>3</sub> /Q <sub>3</sub>	D <sub>2</sub> /Q <sub>2</sub>	D <sub>1</sub> /Q <sub>1</sub>	D <sub>0</sub> /Q <sub>0</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	V <sub>D</sub>	Min	Max	
I <sub>QH</sub>	7/	69	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	GND	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	D <sub>3</sub> /Q <sub>3</sub>	5.0	5.0
	70	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>2</sub> /Q <sub>2</sub>	"	"
	71	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>1</sub> /Q <sub>1</sub>	"	"
	72	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>0</sub> /Q <sub>0</sub>	"	"
	73	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>3</sub> /Q <sub>3</sub>	"	"
	74	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>2</sub> /Q <sub>2</sub>	"	"
	75	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>1</sub> /Q <sub>1</sub>	"	"
	76	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>0</sub> /Q <sub>0</sub>	"	"
I <sub>QLZ</sub>	6/	77	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	-5.0	-5.0
	78	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>3</sub> /Q <sub>3</sub>	"	"
	79	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>2</sub> /Q <sub>2</sub>	"	"
	80	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>1</sub> /Q <sub>1</sub>	"	"
	81	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>0</sub> /Q <sub>0</sub>	"	"
	82	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>3</sub> /Q <sub>3</sub>	"	"
	83	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>2</sub> /Q <sub>2</sub>	"	"
	84	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	D <sub>1</sub> /Q <sub>1</sub>	"	"
I <sub>SS1</sub>	3005	85	SND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	5.25 V	V <sub>SS</sub> S <sub>L</sub>	-100	-100
I <sub>SS2</sub>	86	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	V <sub>SS</sub> G <sub>L</sub>	"	"
I <sub>SS3</sub>	87	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	V <sub>SS</sub> T <sub>L</sub>	"	"
I <sub>SS4</sub>	88	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	V <sub>SS</sub> L <sub>3</sub>	"	"
																		Subgroup 4			
																		TC = +25°C			
C <sub>1</sub>	3012	89	$\underline{g}_1$	$\underline{g}_2$	$\underline{g}_3$	$\underline{g}_4$	$\underline{g}_5$	$\underline{g}_6$	$\underline{g}_7$	$\underline{g}_8$	$\underline{g}_9$	$\underline{g}_{10}$	$\underline{g}_{11}$	$\underline{g}_{12}$	$\underline{g}_{13}$	$\underline{g}_{14}$	$\underline{g}_{15}$	5	PF		
I <sub>CCDR</sub>	90	$\underline{g}_1$	$\underline{g}_2$	$\underline{g}_3$	$\underline{g}_4$	$\underline{g}_5$	$\underline{g}_6$	$\underline{g}_7$	$\underline{g}_8$	$\underline{g}_9$	$\underline{g}_{10}$	$\underline{g}_{11}$	$\underline{g}_{12}$	$\underline{g}_{13}$	$\underline{g}_{14}$	$\underline{g}_{15}$	$\underline{g}_{16}$	1500	mA		
PWR DIN	91	$\underline{g}_1$	$\underline{g}_2$	$\underline{g}_3$	$\underline{g}_4$	$\underline{g}_5$	$\underline{g}_6$	$\underline{g}_7$	$\underline{g}_8$	$\underline{g}_9$	$\underline{g}_{10}$	$\underline{g}_{11}$	$\underline{g}_{12}$	$\underline{g}_{13}$	$\underline{g}_{14}$	$\underline{g}_{15}$	$\underline{g}_{16}$	1500	mA		
Functional tests	15/	92	$\underline{10}_1$	$\underline{10}_2$	$\underline{10}_3$	$\underline{10}_4$	$\underline{10}_5$	$\underline{10}_6$	$\underline{10}_7$	$\underline{10}_8$	$\underline{10}_9$	$\underline{10}_{10}$	$\underline{10}_{11}$	$\underline{10}_{12}$	$\underline{10}_{13}$	$\underline{10}_{14}$	$\underline{10}_{15}$	$\underline{10}_{16}$	2.5	V	

See footnotes at end of table III.

TABLE III. Group A inspection (for device type 06 - Continued).

Symbol	Case	<u>I</u>																		Test limits						
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Measured terminal	Subgroup 9	Subgroup 10	Subgroup 11	Unit		
	MIL-STO-883 method	V	K	2	3	4	5	7	8	9	11	12	13	15	16	17	18	21	22	23	24	T <sub>C</sub> = +25°C	T <sub>C</sub> = +125°C	T <sub>C</sub> = -55°C		
	Test no.		A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	TE	V <sub>SS</sub>	W	D <sub>3</sub> /Q <sub>3</sub>	D <sub>2</sub> /Q <sub>2</sub>	D <sub>1</sub> /Q <sub>1</sub>	D <sub>0</sub> /Q <sub>0</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	V <sub>DD</sub>	Min	Max	Min	Max		
TAQOV	Fig. 6	93	11/	11/	11/	11/	11/	11/	11/	11/	GND	11/	11/	11/	11/	11/	11/	11/	11/	11/	4.75 V	Q	200	250	200	ns
EEQV		94	11/	11/	11/	11/	11/	11/	11/	11/	GND	11/	11/	11/	11/	11/	11/	11/	11/	11/	4.75 V	Q	160	200	160	ns
																					Subgroup 12					
																					T <sub>C</sub> = +25°C					
	1DQOP		95	12/	12/	12/	12/	12/	12/	12/	GND	12/	12/	12/	12/	12/	12/	12/	12/	12/	5.25 V	V <sub>DD</sub>	6			mA

- 1/ Pins not designated may be high level logic or low level logic. Exceptions are as follows:  
 $V_{IC(pos)}$  test, the  $V_{SS}$  terminal shall be open, or if tester limitations prevent open, the GND condition is permitted;  $V_{IC(neg)}$  tests, the  $V_{DD}$  terminal shall be open;  $I_{DD}$  test, the output terminal shall be open.
- 2/ Contents of addressed cell shall be data 0,  $I_{OL} = 2 \text{ mA}$  for  $V_{OL}$  measurements, or  $V_{OL} = 0.4 \text{ V}$  for  $I_{OL}$  measurements.
- 3/ Contents of addressed cell shall be data 1,  $I_{OH} = -1 \text{ mA}$  for  $V_{OH}$  measurements, or  $V_{OH} = 4.35 \text{ V}$  for  $I_{OH}$  measurements.
- 4/ The device manufacturer may, at his option, measure  $I_{IL}$  and  $I_{IH}$  at  $+25^\circ\text{C}$  for each individual input or measure all inputs together.
- 5/ Fill memory with checkerboard data pattern.
- 6/ Fill memory with 1's.
- 7/ Fill memory with 0's.
- 8/ See 4.4.1c.
- 9/ Power down test (PWRDWN) terminal conditions shall be as follows:
  - a. Use load specified on figure 5.
  - b. The power down test shall be performed as follows:
    - (1) Power up RAM to full functional voltage.
    - (2) Write topologically true checkboard pattern into RAM memory array.
    - (3) Reduce  $V_{DD}$  to required voltage. All device inputs shall be reduced along with  $V_{DD}$ , exercising special care to avoid latch-up.
    - (4) Maintain RAM at reduced voltage.
    - (5) Measure the leakage current during this period.
    - (6) Raise  $V_{DD}$  to full functional voltage.
    - (7) Verify RAM contents to be unchanged from pattern written in (2) above.
    - (8) Repeat steps (1) through (6) using the inverse checkerboard pattern.
- 10/ Functional test terminal conditions shall be as follows:
  - a. Use timing parameter and limits specified on figure 6.
  - b. Use several patterns (see appendix).
  - c. Use load specified on figure 5.
  - d.  $V_{DD}$  per appropriate type, see table III;  $V_{IL} = V_{SS}$ ;  $V_{IH} = V_{DD}$ .
- 11/ Timing test terminal conditions shall be as follows:
  - a. Use timing parameter and limits specified on figure 6.
  - b. Use pattern of choice.
  - c. Use load specified on figure 7.
  - d.  $V_{DD}$  per appropriate type, see table III;  $V_{IL} = V_{SS}$ ;  $V_{IH} = V_{DD}$ .

- 12/ Operating current test (IDDOP) terminal conditions shall be as follows:
  - a. Period = 1  $\mu$ s using a write cycle loop during measurement.
  - b. Use topologically true checkerboard pattern (see appendix).
  - c.  $V_{IL} = 0$  V;  $V_{IH} = 5.5$  V for device types 01 to 04,  $V_{IH} = 5.25$  V for device types 05 and 06.
- 13/ Inverse checkerboard data pattern.
- 14/ Guaranteed but not tested.
- 15/ a.  $V_{IL} = V_{SS}$ ,  $V_{IH} = V_{DD}$  for 4.75 V MARCH, MASEST, GALPAT,  $t_{AVQV}$ , and  $t_{ELQV}$  tests.  
b.  $V_{IL} = 0.8$  V,  $V_{IH} = V_{DD}/2$  maximum for noise immunity and 4.3 V MARCH tests. 1 MHz cycle.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical parameters shall be as specified in table II herein.

4.4.5 Group E inspection. Group E inspection is required only for devices intended to be marked as radiation hardened. When group E testing is performed, it shall be in accordance with table V of method 5005 of MIL-STD-883 and 4.5.5 herein.

4.4.6 Inspection of packaging. The inspection of packaging shall be as specified in MIL-M-38510.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

NOTE: In order to prevent "latch-up" during device turn-on and also prevent a high initial operating current ( $I_{DDOP}$ ), set all device terminals equal to  $V_{SS}$ . Raise  $V_{DD}$  and  $\overline{CE}$  simultaneously to normal system operating  $V_{DD}$ . Do not allow  $V_{IH}$  at  $\overline{CE}$  to exceed  $V_{DD} + 0.3$  volts while rising. Not necessary for SOS products.

4.5.1 Voltage and current. All voltages given are referenced to the microcircuit  $V_{SS}$  terminal. Currents given are conventional and positive when flowing into the referenced terminal.

4.5.2 Life test, burn-in, cooldown, and electrical test procedure. When devices are measured at  $+25^\circ C$  following application of the steady state life or burn-in test condition, all devices shall be cooled to  $+35^\circ C$  prior to removal of bias voltages. Any electrical tests required shall first be performed at  $-55^\circ C$  or  $+25^\circ C$  prior to any  $+125^\circ C$  tests that are required.

4.5.3 Delta measurements. Delta measurements, as specified in table II, shall be made and recorded before and after the required burn-in screens and steady state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IV.

TABLE IV. Delta limits at  $+25^\circ C$ .


Parameters 1/	Limits			
	01, 02	03	04	05, 06
$I_{DD}$	$+5 \mu A$	$\pm 15 \mu A$	$\pm 25 \mu A$	$\pm 30 \mu A$
$V_{OL}$	$\pm 60 mV$	$\pm 60 mV$	$\pm 60 mV$	
$V_{OH}$	$\pm 200 mV$	$\pm 400 mV$	$\pm 400 mV$	
$I_{OL}, I_{OH}$				$\pm 10\%$
$I_{OHZ}, I_{OLZ}$				$\pm 500 nA$
$I_{IL}, I_{IH}$	$+50 nA$	$\pm 100 nA$	$\pm 100 nA$	

1/ Conditions and mechanization of measurements shall be as specified in table III, subgroup 1.

2/ Delta limits apply to an increase from the initial value (e.g., pre-life test  $I_{IH} = -120 nA$ , post-life test  $I_{IH} = -170 nA$ ).

4.5.4 High voltage ( $V_{ZAP}$ ) test of input protection circuits. All input terminals (up to a maximum of 4) of the devices under test (DUT) shall be subjected to a voltage pulse from a 100 pF source charged to 400 V. This destructive test shall be conducted as follows using the test circuit on figure 8:

- a. Measure  $I_{IL}$  and  $I_{IH}$  at the inputs selected, as stated above, at  $+25^{\circ}\text{C}$ . The test limit for each input tested shall be  $\pm 1 \mu\text{A}$  of all pins at  $V_{DD} = 5.5 \text{ V}$ . Measure  $I_{SS}$  on (DUT) at  $+25^{\circ}\text{C}$ . The test limit for this measurement shall be increased a maximum of 20 percent of the specified  $I_{SS}$  table III limit at  $V_{DD} = 5.5 \text{ V dc}$ .



$V_{ZAP} = 400 \text{ V}$  minimum charge on  $C_1$ .  
 $10 \text{ M}\Omega \leq R_1 \leq 50 \text{ M}\Omega$ .  
 $R_2 = 1.5 \text{ k}\Omega \pm 5\%$   
 $C_1 = 100 \text{ pF } \pm 20\%$   
 $S_1 = \text{Hg-wetted "bounceless" relay.}$

FIGURE 8. High voltage ( $V_{ZAP}$ ) test circuit.

- b.  $V_{ZAP}$  is applied to the DUT in the following modes (see table V) by charging  $C_1$  to  $V_{ZAP}$  with  $S_1$  in position 1 and then switching to position 2.

TABLE V. Modes for high-voltage test.

Mode	+ Terminal	-Terminal
1	$V_{DD}$	Input
2	Input	$V_{SS}$

- c. Within 24 hours repeat the  $I_{SS}$ ,  $I_{IH}$  and  $I_{IL}$  measurements on the same terminal as performed above. If a DUT exhibits leakage currents in excess of the specified limits after the  $V_{ZAP}$  test, it shall be classified as a failure.

4.5.5 Radiation hardness assurance (RHA) testing. The RHA testing shall be performed in accordance with procedures and sampling specified in table V of method 5005 of MIL-STD-883 and herein:

- a. Before irradiation, selected samples shall be assembled in qualified packages and pass the governing electrical parameters (group A, subgroup 1 at +25 °C).
- b. Radiation exposure shall be performed according to method 1019 of MIL-STD-883 with the devices biased per table VII and meet the end-point electrical parameters as defined in table VI at +25 °C after exposure.
- c. Bias may be interrupted for up to 1 minute to remove devices to remote bias fixture. The start and completion of the end-point electrical parameter measurements shall not exceed 1 hour following irradiation.

4.5.6 Quiescent supply current test. When performing quiescent supply current measurements, the meter shall be placed so that all currents flow through the meter.

4.6 Data reporting. When specified in the contract or purchase order, a copy of the following data, as applicable, shall be supplied:

- a. Attributes data for all screening tests (see 4.2) and variables data for all static burn-in, dynamic burn-in, and steady state life test.
- b. A copy of each radiograph.
- c. The quality conformance inspection data (see 4.4).
- d. Parameter distribution data on parameters evaluated during burn-in.
- e. Final electrical parameters data.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.


TABLE VI. Group E end-point electrical parameter limits for RHA devices.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$ , $T_C = +25^\circ\text{C}$	Device type	Limits		Unit
				Min	Max	
Low level output voltage	$I_{OL}$	$V_{DD} = 4.5 \text{ V}$	$I_{OL} = 2 \text{ mA}$	03, 04		0.4 $\text{V}$
Output low drive current	$I_{OL}$	$V_{DD} = 4.75 \text{ V}$	$V_{OUT} = 0.4 \text{ V}$	05	2.5	$\text{mA}$
				06	1.7	
High level output voltage	$I_{OH}$	$V_{DD} = 4.5 \text{ V}$	$I_{OH} = -1 \text{ mA}$	03, 04	2.4	$\text{V}$
Output high drive current	$I_{OH}$	$V_{DD} = 4.75 \text{ V}$	$V_{OUT} = 4.35 \text{ V}$	05	2.0	$\text{mA}$
				06	1.1	
Input leakage current	$I_{IH}$	$V_{DD} = 5.5 \text{ V}$	$V_{IN} = \text{rail}$	03, 04		$\mu\text{A}$
	$I_{IL}$	$V_{DD} = 5.25 \text{ V}$	$V_{IN} = \text{rail}$	05, 06		
High impedance output leakage	$I_{OHZ}$	$V_{DD} = 5.5 \text{ V}$	$V_{OUT} = \text{rail}$	03, 04		$\mu\text{A}$
	$I_{OLZ}$	$V_{DD} = 5.25 \text{ V}$	$V_{OUT} = \text{rail}$	05		
				06		
Quiescent supply current	$I_{DD}$	$V_{DD} = 5.5 \text{ V}$		03	200	$\mu\text{A}$
				04	250	
	$I_{SS}$	$V_{DD} = 5.25 \text{ V}$		05, 06	1,000	
Operating current	$I_{DDOP}$	$V_{DD} = 5.5 \text{ V}$	$f = 1 \text{ MHz}$	03, 04		$\text{mA}$
		$V_{DD} = 5.25 \text{ V}$	$f = 1 \text{ MHz}$	05		
				06		
Address access time	$t_{AVQV}$	See table III		03, 04	320	$\text{ns}$
				05, 06	250	
Read or write cycle time	$t_{ELEL}$	See table III		03, 04	420	$\text{ns}$
	$t_{AVAV}$	See table III		05, 06	250	
Data retention quiescent supply current	$I_{CCDR}$	$V_{DD} = 3 \text{ V}$		03, 04	100	$\mu\text{A}$
		$V_{DD} = 2.5 \text{ V}$		05	400	
				06	500	

TABLE VII. Bias during exposure to radiation.

Device type	Pin connections		$V_{SS} = GND$	$V_{DD} = 5 \text{ V dc}$
	$V_{DD}$ (through a $1 \text{ k}\Omega$ to $60 \text{ k}\Omega$ resistor)			
03	1, 2, 3, 4, 5, 6, 7*, 8, 10, 11, 12, 13, 14, 15, 16, 17		9	18
04	1, 2, 3, 4, 5, 6, 7, 8, 10, 11*, 12*, 13*, 14*, 15, 16, 17		9	18
05	1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17		9	18
06	1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17		9	18

\* Output pins connected to voltage divider.



## 6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.3 Ordering data. Acquisition documents should specify the following:

- a. Complete part number (see 1.2).
- b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- c. Requirements for certificate of compliance, if applicable.
- d. Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
- e. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
- f. Requirements for product assurance options.

g. Requirements for special lead lengths or lead forming, if applicable.  
 Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.


h. Requirements for "JAN" marking.

6.4 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

$C_I$	- - - - -	Input capacitance.
$I_{DD}$	$I_{SS}$	Quiescent supply current.
$I_{DDOP}$	- - - - -	Operating supply current.
$I_I$	- - - - -	Input leakage current.
$I_{OH}$	- - - - -	Logical high output current.
$I_{OL}$	- - - - -	Logical low output current.
$I_{OZ}$	- - - - -	Output leakage current.
$V_{DD}$	- - - - -	Supply voltage.
$V_{DDR}$	- - - - -	Data retention supply voltage.
$V_{IH}$	- - - - -	Logical high input voltage.
$V_{IL}$	- - - - -	Logical low input voltage.
$V_{OH}$	- - - - -	Logical high output voltage.
$V_{OL}$	- - - - -	Logical low output voltage.
$t_{AVEL}$	- - - - -	Address setup time.
$t_{AVQV}$	- - - - -	Address access time.
$t_{AVWH}$	- - - - -	Address to end of write setup time.
$t_{AVWL}$	- - - - -	Address setup to start of write time.
$t_{DVEL}$	- - - - -	Write data setup time
$t_{DVWH}$	- - - - -	Data setup time.
$t_{ELQV}$	- - - - -	Chip enable access time.
$t_{WHEL}$	- - - - -	Write enable high to chip enable low
$t_{WLEL}$	- - - - -	Write enable pulse setup time to chip enable.
$t_{ELQX}$	- - - - -	Chip enable output enable time.
$t_{WLQZ}$	- - - - -	Write enable output disable time.
$t_{EHQZ}$	- - - - -	Chip enable output disable time.
$t_{EHWL}$	- - - - -	Output high-Z time.
$t_{ELDX}$	- - - - -	Write data hold time
$t_{QVWL}$	- - - - -	Data valid to write time.
$t_{ELEH}$	- - - - -	Chip enable pulse negative width.

$t_{EHEL}$  - - - - - Chip enable pulse positive width.  
 $t_{ELAX}$  - - - - - Address hold time.  
 $t_{WLWH}$  - - - - - Write enable pulse negative width.  
 $t_{WLEH}$  - - - - - Write enable pulse setup time to chip enable.  
 $t_{ELWH}$  - - - - - Write enable pulse hold time from chip enable.  
 $t_{WHDX}$  - - - - - Data hold time.  
 $t_{ELEM}$  - - - - - Read or write cycle time.

**6.4.1 Timing parameter abbreviations.** All timing abbreviations use lower case characters with upper case character subscripts. The initial character is always t and is followed by four descriptors. These characters specify two signal points arranged in a "from-to" sequence that define a timing interval. The two descriptors for each signal point specify the signal name and the signal transitions. Thus the format is:




a. Signal definitions:

A = Address  
 D = Data in  
 Q = Data out  
 W = Write enable  
 E = Chip enable  
 S = Chip select  
 G = Output enable

b. Transition definitions:

H = Transition to high  
 L = Transition to low  
 V = Transition to valid  
 X = Transition to invalid or don't care  
 Z = Transition to off (high impedance)

## EXAMPLE:



The example shows write pulse setup time defined as  $t_{WLEH}$ -time from write enable low to chip enable high.

- c. Timing limits. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address set-up time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

d. Waveforms:

WAVEFORM SYMBOL	INPUT	OUTPUT
—	MUST BE VALID	WILL BE VALID
\\\\\\	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
///\\	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
—	—	HIGH IMPEDANCE

6.5 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), and lead material and finish "C" (see 3.3). Longer lead lengths and lead forming shall not affect the part number.

6.6 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

Military device type	Generic-industry type
01	6504
02	6514
03	6504RH
04	6514RH
05	CMM5104
06	CMM5114

6.7 Handling. MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static build-up. However, the following handling practices are recommended:

- a. Devices should be handled on benches with conductive and grounded surfaces.
- b. Ground test equipment and tools.
- c. Handling of devices by the leads should be avoided.
- d. Devices should be stored in conductive foam, or carriers.
- e. The uses of plastic, rubber, or silk in MOS areas should be avoided.
- f. Relative humidity should be maintained above 50 percent, if practical.
- g. Operator should be grounded when handling devices.

## APPENDIX

## FUNCTIONAL ALGORITHMS

## 10. SCOPE

10.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access (RAM) memory. Each algorithm serves a specific purpose for testing the different modes of operation of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

## 20. APPLICABLE DOCUMENTS

This section is not applicable to this appendix.

## 30. ALGORITHMS

30.1 Algorithm A.30.1.1 GALPAT.

- a. Write a background pattern of 0's throughout memory.
- b. Write a 1 (test bit) at the first location.
- c. Read location in sequence: read location 2, read test bit, read location 3, read test bit. Read in sequence until every location is read with test bit location.
- d. Move the test bit to second location and repeat the sequence in step c.
- e. Repeat the sequence until each cell is used as test bit location.
- f. Repeat steps b through e with a background pattern of 1's throughout memory.

30.2 Algorithm B.30.2.1 CHECKERBOARD.

- a. Write 0 and 1 alternately in the first or even row.
- b. Write 1 and 0 alternately in the second or odd row.
- c. Repeat steps a and b through all rows.
- d. Read 0 and 1 alternately in the first or even row.
- e. Read 1 and 0 alternately in the second or odd row.
- f. Repeat steps d and e through all rows.
- g. Repeat steps a through f with complement data.

30.3 Algorithm C.30.3.1 ADDCOMP.

- a. Write a true checkerboard throughout the memory.
- b. Verify each location by the address sequence: address, address complement, address, address +1, etc.
- c. Read out data pattern from memory.

## APPENDIX

30.4 Algorithm D.30.4.1 MARCH.

- a. i = address 0 to 1023.
- b. Write 0's into all address locations.
- c. Starting at cell 0, read a 0, write a 1, read a 1.
- d. Address sequence: i, i+1, i+2 --- i+n ( $1 \leq n \leq 1023$ ) ( $T = 0$ ).
- e. Starting at cell 1023, read a 1, write a 0, read a 0.
- f. Address sequence: i, i-1, i-2, --- i-n ( $1 \leq n \leq 1023$ ) ( $T = 1023$ ).
- g. Repeat with opposite data.

30.5 Algorithm E.30.5.1 MASEST.

- a. i = address 0 to 1023.
- b. Write alternating pattern 101010 --- into all cells.
- c. Read cell i+n, go to cell i+n, and read the complement of cell i+n.
- d. Address sequence i, T, i+1, T+1, --- i+n, T+n ( $0 \leq n \leq 1023$ ) ( $i = 0$ ).
- e. Repeat steps b and c with the complement checkerboard pattern.

30.6 Algorithm F.30.6.1 DISTURB.

- a. Write 1's into all memory locations.
- b. Read all 1's.
- c. Disable write as follows: Make  $\overline{CS} = V_{DD}$ .
- d. Attempt to write 0's into all memory locations.
- e. Read all 1's to verify original data.
- f. Repeat with opposite data.

**Custodians:**

Army - ER  
Navy - EC  
Air Force - 17

**Review activities:**

Army - AR, MI  
Navy - OS, SH, TD  
Air Force - 11, 19, 85, 99  
DLA - ES

**User activities:**

Army - SM  
Navy - AS, CG, MC

**Preparing activity:**

Air Force - 17

**Agent:**

DLA - ES

(Project 5962-0993)

\*U.S. GOVERNMENT PRINTING OFFICE: 1987-704-036/74126